

WHAT IS CLAIMED IS:

- 1 1. An amplifier stage comprising:
 - 2 a current source;
 - 3 a first differential transistor having a source, gate, and drain, wherein the
 - 4 source of the first differential transistor is coupled to the current source;
 - 5 a second differential transistor having a source, gate, and drain, wherein the
 - 6 source of the second differential transistor is coupled to the current source;
 - 7 a first series peaking inductor having positive and negative ends, wherein
 - 8 the negative end coupled of the first series peaking inductor is coupled to the gate of the
 - 9 first differential transistor;
 - 10 a second series peaking inductor having positive and negative ends,
 - 11 wherein the negative end of the second series peaking inductor is coupled to the gate of
 - 12 the second differential transistor;
 - 13 a first output resistor having positive and negative ends, wherein the
 - 14 negative end of the first output resistor is coupled to the drain the first differential
 - 15 transistor;
 - 16 a second output resistor having positive and negative ends, wherein the
 - 17 negative end of the second output resistor is coupled to the drain of the second
 - 18 differential transistor;
 - 19 a first shunt peaking inductor having positive and negative ends, wherein
 - 20 the negative end of the first shunt peaking inductor is coupled to the positive end of the
 - 21 first output resistor; and
 - 22 a second shunt peaking inductor having positive and negative ends, wherein
 - 23 the negative end of the second shunt peaking inductor is coupled to the positive end of
 - 24 the second output resistor.
- 1 2. An amplifier stage as in claim , further comprising:

2 a first miller capacitance cancellation capacitor having positive and
3 negative ends, wherein the positive end of the first miller capacitance cancellation
4 capacitor is coupled to the drain of the second differential transistor, and wherein the
5 negative end of the first miller capacitance cancellation capacitor is coupled to the gate of
6 the first differential transistor; and

7 a second miller capacitance cancellation capacitor having positive and
8 negative ends, wherein the positive end of the second miller capacitance cancellation
9 capacitor is coupled to the drain of the first differential transistor, and wherein the
10 negative end of the second miller capacitance cancellation capacitor is coupled to the gate
11 of the second differential transistor.

1 3. An amplifier stage as in claim 1,
2 wherein the current source comprises a current source transistor having a
3 gate, source, and drain;
4 wherein the gate of the current source transistor is coupled to a bias voltage.

1 4. An amplifier stage as in claim 3,
2 wherein the first and second differential transistors and the current source
3 transistor comprise NMOS transistors.

1 5. An amplifier stage as in claim 3,
2 wherein the first and second differential transistors and the current source
3 transistor comprise PMOS transistors.

1 6. An amplifier stage comprising:
2 a current source;
3 a first differential transistor having a source, gate, and drain, wherein the
4 source of the first differential transistor is coupled to the current source;

5 a second differential transistor having a source, gate, and drain, wherein the
6 source of the second differential transistor is coupled to the current source;
7 a first series peaking inductor having positive and negative ends, wherein
8 the negative end coupled of the first series peaking inductor is coupled to the gate of the
9 first differential transistor;
10 a second series peaking inductor having positive and negative ends,
11 wherein the negative end of the second series peaking inductor is coupled to the gate of
12 the second differential transistor;
13 a first shunt peaking inductor having positive and negative ends, wherein
14 the negative end of the first shunt peaking inductor is coupled to the drain the first
15 differential transistor;
16 a second shunt peaking inductor having positive and negative ends, wherein
17 the negative end of the second shunt peaking inductor is coupled to the drain of the
18 second differential transistor;
19 a first output resistor having positive and negative ends, wherein the
20 negative end of the first output resistor is coupled to the positive end of the first shunt
21 peaking inductor; and
22 a second output resistor having positive and negative ends, wherein the
23 negative end of the second output resistor is coupled to the positive end of the first shunt
24 peaking inductor.

1 7. An amplifier stage as in claim 6, further comprising:
2 a first miller capacitance cancellation capacitor having positive and
3 negative ends, wherein the positive end of the first miller capacitance cancellation
4 capacitor is coupled to the drain of the second differential transistor, and wherein the
5 negative end of the first miller capacitance cancellation capacitor is coupled to the gate of
6 the first differential transistor; and
7 a second miller capacitance cancellation capacitor having positive and
8 negative ends, wherein the positive end of the second miller capacitance cancellation

9 capacitor is coupled to the drain of the first differential transistor, and wherein the
10 negative end of the second miller capacitance cancellation capacitor is coupled to the gate
11 of the second differential transistor.

1 8. An amplifier stage as in claim 6,
2 wherein the current source comprises a current source transistor having a
3 gate, source, and drain;
4 wherein the gate of the current source transistor is coupled to a bias voltage.

1 9. An amplifier stage as in claim 8,
2 wherein the first and second differential transistors and the current source
3 transistor comprise NMOS transistors.

1 10. An amplifier stage as in claim 8,
2 wherein the first and second differential transistors and the current source
3 transistor comprise PMOS transistors.

1 11. A multi-stage differential amplifier comprising:
2 a first amplifier stage having a positive signal input, a negative signal input,
3 a positive signal output, and a negative signal output; and
4 a last amplifier stage having a positive signal input, a negative signal input,
5 a positive signal output, and a negative signal output;
6 wherein the positive signal output of the first amplifier stage is coupled to
7 the positive signal input of the last amplifier stage, and wherein the negative signal output
8 of the first amplifier stage is coupled to the negative signal input of the last amplifier
9 stage;
10 wherein one of the first amplifier stage and last amplifier stage includes a
11 first pair of series peaking inductors; and

12 wherein one of the first amplifier stage and last amplifier stage includes a
13 first pair of shunt peaking inductors.

1 12. A multi-stage differential amplifier as in claim 11,
2 wherein one of the first amplifier stage and last amplifier stage includes a
3 first pair of miller capacitance cancellation capacitors.

1 13. A multi-stage differential amplifier as in claim 12,
2 wherein the first amplifier stage includes the first pair of series peaking
3 inductors, the first pair of shunt peaking inductors, and the first pair of miller capacitance
4 cancellation capacitors.

1 14. A multi-stage differential amplifier as in claim 13,
2 wherein the last amplifier stage includes at least one pair from among a
3 second pair of series peaking inductors, a second pair of shunt peaking inductors, and a
4 second pair of miller capacitance cancellation capacitors.

1 15. A multi-stage differential amplifier as in claim 14,
2 wherein the last amplifier stage includes a second pair of series peaking
3 inductors, a second pair of shunt peaking inductors, and a second pair of miller
4 capacitance cancellation capacitors.

1 16. A multi-stage differential amplifier comprising:
2 a first amplifier stage having a positive signal input, a negative signal input,
3 a positive signal output, and a negative signal output;
4 an intermediate amplifier stage having a positive signal input, a negative
5 signal input, a positive signal output, and a negative signal output; and

6 a last amplifier stage having a positive signal input, a negative signal input,
7 a positive signal output, and a negative signal output;

8 wherein the positive signal output of the first amplifier stage is coupled to
9 the positive signal input of the intermediate amplifier stage, and wherein the negative
10 signal output of the first amplifier stage is coupled to the negative signal input of the
11 intermediate amplifier stage;

12 wherein the positive signal output of the intermediate amplifier stage is
13 coupled to the positive signal input of the last amplifier stage, and wherein the negative
14 signal output of the intermediate amplifier stage is coupled to the negative signal input of
15 the last amplifier stage;

16 wherein one of the first amplifier stage, intermediate amplifier stage, and
17 last amplifier stage includes a first pair of series peaking inductors; and

18 wherein one of the first amplifier stage, intermediate amplifier stage, and
19 last amplifier stage includes a first pair shunt peaking inductors.

1 17. A multi-stage differential amplifier as in claim 16,
2 wherein one of the first amplifier stage, intermediate amplifier stage, and
3 last amplifier stage includes a first pair of miller capacitance cancellation capacitors.

1 18. A multi-stage differential amplifier as in claim 17,
2 wherein the first amplifier stage includes the first pair of series peaking
3 inductors, the first pair of shunt peaking inductors, and the first pair of miller capacitance
4 cancellation capacitors.

1 19. A multi-stage differential amplifier as in claim 18,
2 wherein the last amplifier stage includes at least one pair from among a
3 second pair of series peaking inductors, a second pair of shunt peaking inductors, and a
4 second pair of miller capacitance cancellation capacitors.

1 20. A multi-stage differential amplifier as in claim 18,
2 wherein the intermediate amplifier stage includes at least one pair from
3 among a second pair of series peaking inductors, a second pair of shunt peaking
4 inductors, and a second pair of miller capacitance cancellation capacitors.

1 21. A multi-stage differential amplifier as in claim 18,
2 wherein the intermediate amplifier stage includes a second pair of series
3 peaking inductors, a second pair of shunt peaking inductors, and a second pair of miller
4 capacitance cancellation capacitors.

1 22. A multi-stage differential amplifier as in claim 21,
2 wherein the last amplifier stage includes a third pair of series peaking
3 inductors, a third pair of shunt peaking inductors, and a third pair of miller capacitance
4 cancellation capacitors.

1 23. A multi-stage differential amplifier comprising:
2 a first amplifier stage having a positive signal input, a negative signal input,
3 a positive signal output, and a negative signal output;
4 a plurality of intermediate amplifier stages, the plurality having a positive
5 signal input, a negative signal input, a positive signal output, and a negative signal
6 output; and
7 a last amplifier stage having a positive signal input, a negative signal input,
8 a positive signal output, and a negative signal output;
9 wherein the positive signal output of the first amplifier stage is coupled to
10 the positive signal input of the plurality of intermediate amplifier stages, and wherein the
11 negative signal output of the first amplifier stage is coupled to the negative signal input of
12 the plurality of intermediate amplifier stages;

13 wherein the positive signal output of the plurality of intermediate amplifier
14 stages is coupled to the positive signal input of the last amplifier stage, and wherein the
15 negative signal output of the plurality of intermediate amplifier stages is coupled to the
16 negative signal input of the last amplifier stage;

17 wherein one of the first amplifier stage, plurality of intermediate stages, and
18 last amplifier stage includes a first pair of series peaking inductors; and

19 wherein one of the first amplifier stage, plurality of intermediate amplifier
20 stages, and last amplifier stage includes a first pair of shunt peaking inductors.

1 24. A multi-stage differential amplifier as in claim 23,
2 wherein one of the first amplifier stage, plurality of intermediate amplifier
3 stages, and last amplifier stage includes a first pair of miller capacitance cancellation
4 capacitors.

1 25. A multi-stage differential amplifier as in claim 24,
2 wherein the first amplifier stage includes the first pair of series peaking
3 inductors, the first pair of shunt peaking inductors, and the first pair of miller capacitance
4 cancellation capacitors.

1 26. A multi-stage differential amplifier as in claim 25,
2 wherein the last amplifier stage includes at least one pair from among a
3 second pair of series peaking inductors, a second pair of shunt peaking inductors, and a
4 second pair of miller capacitance cancellation capacitors.

1 27. A multi-stage differential amplifier as in claim 26,
2 wherein one of the plurality of intermediate amplifier stages includes at
3 least one pair from among a second pair of series peaking inductors, a second pair of
4 shunt peaking inductors, and a second pair of miller capacitance cancellation capacitors.

1 28. A multi-stage differential amplifier as in claim 25,
2 wherein the last amplifier stage includes a second pair of series peaking
3 inductors, a second pair of shunt peaking inductors, and a second pair of miller
4 capacitance cancellation capacitors.

1 29. A multi-stage differential amplifier as in claim 28, wherein each of
2 the plurality of intermediate amplifier stages includes a pair of series peaking inductors, a
3 pair of shunt peaking inductors, and a pair of miller capacitance cancellation capacitors.